

Fig. 1





Fig. 2

Gate Type	P_{out}
AND	$\prod_i P_i$
NAND	$1 - \prod_i P_i$
OR	$\sum_i P_i - \prod_i P_i$
NOR	$1 - (\sum_i P_i - \prod_i P_i)$
XOR	$\sum_{i,j} P(i)(1 - P(j))$
XNOR	$1 - (\sum_{i,j} P(i)(1 - P(j)))$


Fig. 3

10



SEU-sensitive gate

15



SEU-insensitive gate

Fig. 4






Fig. 5


70



75



80



85




Fig. 6

